Abstract: A simple analytical expression for the current stress on the DC-link capacitor caused by the load-side inverter of a voltage DC-link-converter system is derived. The DC-link capacitorcurrent RMS value is determined from the modulation depth and by the amplitude and the phase angle of the inverter output current assuming a sinusoidal inverter output current and a constant DC-link voltage. Despite neglecting the output-current ripple, the results of the analytical calculation are within 8% of measurements made from digital simulation and an experimental system, even if the output-current ripple is relatively high as in the case of low-frequency IGBT inverter systems. The simple analytical expression provides significant advantages over simulation methods for designing the DC-link capacitor of PWM converter systems.
Introduction
Voltage DC-link inverters are frequently fed via uncontrolled rectifier bridges from the single-phase or the three-phase mains, as shown in Fig. 1 . There, in the DC link, aluminium electrolytic capacitors (connected in series and/or in parallel) are usually used:
(a) to compensate the difference between the power requirement of the inverter (whose mean value is constant in steady-state operation) and the output power of the input-rectifier bridge varying with two or six times the mains frequency; (b) to supply the input current of the inverter with pulse frequency; (c) to reduce the spread of current harmonics with pulse frequency into the mains; (d) to take in the demagnetisation energy of the drive (e.g. induction machine) in case of an emergency shutdown of all converter transistors; (e) to supply transient-power peaks; and ( f ) to protect the inverter from transient peaks of the mains voltage.
As explained, for example, in [1] , the operating voltage and especially the working temperature have a significant influence on the working life of electrolytic capacitors. If, for example, an aluminium electrolytic capacitor is operated at 0.9 Â rated voltage, the failure rate is reduced to 60% compared with operation at rated voltage (c.f. Fig. 7 in [1] ). If the working temperature is reduced, the typical working life doubles for every 101C below the rated temperature (Arrhenius Law, c.f. p. 6 in [2] ), since, at the lower temperature, the diffusion of the gaseous parts of the electrolyte through the end seal is reduced and thus the drying out of the capacitor is delayed. Therefore, to meet a demanded mean time between failure of the inverter, in addition to selecting an appropriate rated voltage of the capacitor, the correct thermal design is of major importance.
The temperature that is important for the working life is the can temperature T c (c.f. Fig. 8 in [3] ). T c is determined from the ambient temperature T a and the power dissipation in the capacitor, as caused by the capacitor RMS current I C;rms :
C;rms R ESR R th;cÀa ð1Þ
where R ESR denotes the equivalent series resistance of the capacitor, which represents the sum of the frequency-sensitive resistance of the oxide dielectric, the temperature-sensitive resistance of the electrolyte and the relatively constant small contributions of the foil, the tabs and the terminals [3, 4] ; and R th;cÀa that denotes the thermal resistance between the capacitor can and the ambient. Therefore, for a correct thermal design of the capacitor the RMS value I C;rms of the DC-link-capacitor current is of The AC machine, fed by the inverter, is considered by a simple equivalent circuit formed by leakage inductances L and back EMF u N ;i . The inductors L N at the input limit the peak values of the input currents and/or the effects on the mains, and the current stress on the DC-link capacitor C [12] paramount importance. The methods for calculating I C;rms as proposed in the literature are based on a spectral analysis of the phase quantities (c.f. [5] , Fig. 4h in [6] , [7] [8] [9] [10] [11] ) and/or rely on digital simulations. Besides the considerable amount of time required to establish a simulation model, one drawback of these methods is the inability to determine the influence of the inverter's operating point, which is characterised by the modulation depth and by the amplitude and phase displacement of the inverter-output current and voltage fundamentals, on the capacitor-current stress as the simulation is valid only for a single set of operating parameters.
However, as shown in this paper, it is also possible to calculate the RMS current of the DC-link capacitor in an analytically closed form in the time domain with sufficient accuracy. Therefore, the effort necessary for designing the capacitor regarding the current stress thus is reduced to the evaluation of a simple mathematical expression. In addition, the knowledge of the influence of the operating parameters on the capacitor-current RMS value can easily be used to determine the worst-case current stress.
Basic considerations
For preparing the analytical calculation of the capacitorcurrent stress, a brief review of the fundamentals of the inverter control and of the formation of the inverter input current i is presented. Owing to the symmetries of an ideal three-phase voltage system and the phase-symmetric structure of the converter power circuit, the analysis can be limited to a 
Space-vector modulation
For stationary operation, the reference value of the inverter output voltage can be represented by a space vector 
can be determined by simple geometrical considerations (c.f. Fig. 2 ) and are defined by the location f U of the respective pulse half period within the fundamental period of the inverter output voltage and by the relative amplitude of the inverter-output-voltage fundamental and/or the modulation index
where the DC-link voltage is assumed to be constant. In contrast, the distribution of the total on time of the nonvoltage-forming ( free-wheeling) switching states (0 0 0) and (1 1 1)
between the beginning and the end of each pulse half period can be chosen freely without influencing the fundamental output-voltage phasor u U ;ð1Þ . This degree of freedom
can be used to minimise the RMS value of the inverteroutput-current ripple with switching frequency [13] . Alternatively, one could also use a suboptimal even distribution d ð0 0 0Þ ¼ d ð1 1 1Þ and/or d ð1 1 1Þ;r ¼ 0:5 to obtain a low realisation effort of the inverter control [14] .
Inverter-input-current formation
As becomes immediately clear by considering the inverter bridge legs as two-pole switches between the positive and negative DC-link bus (s i ¼ 1 and/or 0), the input current i of the inverter is determined by
In this paper the dead-time interval, which has to be considered for the gating of the transistors of a bridge leg in practice, and the reverse recovery current of the freewheeling diodes, which have a minor influence on the shape of i [15, 16] , are neglected. The input inverter current i is formed by segments of the inverter output phase currents i N ;i and is dependent on the inverter switching state. For the switching state (0 1 0), the output terminal of phase S is Inverter output voltage reference value u U ;ð1Þ which is formed from the average over a pulse half period of position f U ; u U ;ð1Þ is associated with the fundamental of the pulse-width-modulated inverter-output phase
connected to the positive DC bus and phases R and T are switched to the negative DC-link rail; therefore, i and i N ;S show identical time behaviour (c.f. Fig. 3 ). For switching state (1 1 0) the current is i ¼ Ài N ;T , since
has to be considered. Only during the free-wheeling states (0 0 0) and (1 1 1) will no current appear at the converter input. The distribution d ð1 1 1Þ;r of the free-wheeling states between the beginning and the end of a pulse half period therefore, to a first approximation, only has an influence on the position of the current-conduction intervals i ¼ i N;S and i ¼ Ài N ;T within a pulse half period, but does not influence the shape of i in principle.
Calculation of average and RMS value of the inverter input current
A purely sinusoidal shape of the inverter output currents
corresponding to a space vector
is assumed where f denotes the phase displacement of the fundamentals of the inverter output voltage u U ;ð1Þ and the inverter output current i N ;ð1Þ . This is equivalent to only considering the fundamental of the phase currents, which to a first approximation show a constant value within a pulse half period. The error caused by neglecting the output-current ripple is calculated in Section 5 and remains small even if the ripple amplitude reaches relatively high values compared with the amplitude of the phase-current fundamental.
Mean value of the inverter input current
Based on the considerations in Section 2.2, the 'local' mean value of the inverter input current (related to a pulse half period) is
Equation (12) can be expressed as
With this, and (4) and (10), we obtain
Corresponding to the constant power supplied by a symmetrical and sinusoidal three-phase voltage/current system, the inverter input current shows a constant local average value i avg ¼ I avg , i.e. the local and 'global' (related to the fundamental of the output voltage) mean values are identical. For cos f ¼ 0 the inverter generates only fundamental reactive power and/or no power is supplied from the DC link (harmonic power components are neglected). Accordingly, we have I avg ¼ 0, and the inverter input current i is defined by segments out of the vicinity of the zero crossings of the output phase currents i N ;i with alternating signs (c.f. Fig. 4a ).
On the contrary, for cos f ¼ 1 we have purely activepower operation and/or maximum current is supplied by the DC link. There, i is formed by segments of identical signs near the vicinity of the maxima of the phase currents i N ;i (c.f. Fig. 4b ). For a given value of the fundamental displacement factor cos f of the output-current/voltage system I avg , will rise linearly with increasing modulation index M. This can be explained by considering the linear increase of the width of the current pulses [see (4) ] appearing at the inverter input for increasing modulation index M or by the increase of the inverter output power owing to the proportional increase of the fundamental output voltage as a consequence of the higher modulation index M [see (5) ].
Note that, besides the (global) mean value, i ideally does not contain any low-frequency harmonics but only harmonics of the switching frequency.
RMS value of the inverter input current
For the local RMS value of the inverter input current
we have in analogy to (14):
Therefore, with
and (4) results in the global RMS value I rms of i being
In connection with (18) note that the RMS value of the inverter input current i, to a first approximation (as calculated by considering only the output phase current fundamentals), is independent of the inverter control scheme. As the fundamentals of the output phase currents i N ;S;ð1Þ and Ài N ;T ;ð1Þ are assumed to be approximately constant within t m 2 ½0; 1 2 T P Þ, there is therefore no influence 
DC-link capacitor-current RMS value
The DC-link capacitor current is defined by the difference
of the inverter input current i and the output current i L of the converter input stage (see Fig. 1 ), which in most cases is realised as an uncontrolled three-phase rectifier bridge. By splitting up i and i L into DC and AC components (designated by subscript 'ac'),
one now can replace (19) by
As 20) and
one obtains for the global RMS value of the DC-link capacitor current
The problem with a mathematical evaluation of this equation is calculation of the integral that is dependent on i ac and i L;ac . If, however, as in the case at hand, the currents i L and i do not contain harmonics in the same frequency range [harmonics of higher amplitudes are usually only present for ordinal numbers no50 in the output current of uncontrolled rectifier bridges (see, for example, Fig. 13 in [17] ) the frequency range being occupied by harmonics of i is defined by the inverter switching frequency and typically shows a lower bound of n ' 200 . . . 500 for a realisation using IGBTs], the integral is
and the current stress on the DC-link capacitor is determined by
Therefore, the RMS value of the DC-link-capacitor current can clearly be divided into a contribution being determined by the mains-commutated input rectifier and a contribution caused by the PWM inverter (see Fig. 7 in [4] ). For brevity, only the calculation of the capacitor-ripple contribution due to the inverter, I C;rms;1 ¼ I ac;rms , is discussed in detail. For discussion of the calculation of ripple contribution due to the uncontrolled rectifier, see, for example, [18] . If the DC link is fed instead via a self-commutated rectifier, e.g. a three-phase PWM rectifier system with high pulse frequency (see, for example, p. 201 in [19] ), the DClink-capacitor current is a superposition of harmonics of the DC-link input and output currents. The current stress on the DC-link capacitor is therefore dependent the amplitudes and the phase relationships of the harmonics of equal ordinal number, resulting in a higher or lower amplitude of the respective harmonics in the DC-link-capacitor current. Therefore, I C;rms can be minimised by an appropriate coupling and/or synchronisation of the rectifier and inverter controls (see Section 3 in [20] and [21] ).
The maximum current stress on the DC-link-capacitor current, which occurs for the worst-case correlated operation, is I C;rms;max ¼ I ac;rms þ I L;ac;rms ð26Þ
and is derived in the Appendix (Section 10), as well as given in [22] (see eqn. (50) in [22] (14) and (18) (see also [24] )
Equation (28) represents the required functional dependency of the capacitor-current stress on the inverter operating parameters (see Fig. 5 ). The proportional relationship of I C;rms;1 and I N;rms and/or M p can be explained clearly by considering the fact that i is formed by segments of the phase currents. The widths of the segments are dependent on the modulation index M [see (8) ] and the M p term is produced from the RMS calculation. For M ¼ 0, the inverter remains in the free-wheeling state within the entire pulse half period; therefore, we then have i ¼ 0 or i C;rms;1 ¼ 0, respectively. If cos f ' 1 is assumed, in addition to I rms , also the DC component I avg increases with increasing M, according to (14) and (18) . Therefore, according to (27) a maximum of the DC-link-capacitor-current RMS value I C;rms occurs about in the middle of the modulation range:
This can be explained clearly by considering the RMS value of the AC component of a unipolar square-wave signal with variable duty ratio a which reaches a maximum for a ¼ 0:5. In this connection, note that, for
the resulting current stress I C;rms;1 is independent of the value of cos f. According to Fig. 5 , the current stress on the DC-link capacitor is dependent of the fundamental displacement factor cos f. For the case where the inverter controls a permanent-magnet AC machine (with near unity power factor), then the worst-case current-stress estimation, used as a basis for the capacitor dimensioning, is given by
For asynchronous-motor and PWM-rectifier applications, where a reduced power factor and/or a high modulation index are used, the capacitor-current stress can be estimated using the simple expression 
Accuracy estimation and experimental verification
To be able to derive a simple expression for the inverter-side current stress I C;rms;1 on C and to be independent of details of the inverter control scheme, the ripple of the inverter output currents i N ;i has been neglected and/or only the fundamentals i N;i;ð1Þ of the phase currents i N;i have been considered so far. Thus, a very clear approximation, being independent of the absolute values of the DC-link voltage U O , the pulse frequency f P and the stray inductance L of the AC machine (c.f. Fig. 1 ) has been derived. Now the error, which is caused by the neglecting the phase-current ripple, compared with an exact calculation by digital simulation, is determined and/or the limit of the applicability of (28) for the design of the DC-link capacitor is determined.
To characterise the ripple of the phase currents, a parameter
is defined. Thus all operating parameters which influence the formation of the output-current ripple are combined and related to the amplitude of the output-current fundamental (U O T P =8L represents the ripple amplitude resulting from application of a symmetrical squarewave voltage of frequency f P , duty cycle a ¼ 0:5 and amplitude
Furthermore, a symmetrical distribution d ð1 1 1Þ;r ¼ 0:5 of the free-wheeling switching state (see Section 2.1) is assumed, which is frequently applied in practice owing to the low calculation effort required to determinate the inverter switching instants [23] .
For feeding the DC link via an uncontrolled rectifier bridge, the value of the DC-link voltage is determined directly by the mains voltage and usually shows a very low ripple. Therefore, for the following reasons a constant DC-link voltage of U O ¼ 540 V is assumed corresponding to the voltage value resulting from operation of the converter system on the European low-voltage threephase mains (line-to-line voltage: 400 V rms ) and ideal capacitive smoothing. For the switching frequency we define f P ¼ 1=T P ¼ 10 kHz. Thus, by considering outputinductance values in the range L ¼ 0.3375-1.35 mH in connection with an amplitude of the output phase currents being set toÎ N ¼ 20 A, a range of k ¼ 0.25-1.0 is inspected, where the output-current shape changes from being approximately sinusoidal (k ¼ 0.25) to having a relatively high ripple component (k ¼ 1, see Fig. 6 ). Furthermore, the conditions for cos f ¼ 1 and cos f ¼ 0 are investigated as, in these cases, qualitatively different shapes of i and/or i ac occur (c.f. Fig. 4) .
The dependency of the relative error f ¼ 1 I C;rms;1;sim ðI C;rms;1;ð28Þ À L C;rms;1;sim Þ ð35Þ
of the analytical calculation of I C;rms;1 based on (28), I C;rms;1;sim denotes the inverter-side current stress on C as determined by digital simulation on k and M is shown in Fig. 7 . For values of M close to 0, the phase currents show a very low ripple (see Fig. 16 of [24] ). Therefore, the error caused by assuming a purely sinusoidal outputcurrent shape remains very small. For increasing modulation depth M, a higher relative error of the analytical approximation occurs due to the increasing output-currentripple amplitude.
In cos f ¼ 0, in general there is lower accuracy than for cos f ¼ 1. This can be explained clearly by the fact that, for cos f ¼ 0, the inverter input current [and correspondingly also i ac , (21)] is formed by segments near the vicinity of the zero crossings of the output-phase currents; thus a current ripple of given amplitude k has a relatively greater influence on the shape of i compared with forming i from segments near the vicinity of the maxima of the phase currents and/or for cos f ¼ 1 (c.f. Fig. 4) .
Where a minimum degree of accuracy, such as 7 f 7o 5-10%, is required for the dimensioning, then the application range of (28) is limited to k ' 0:75. This, however, certainly includes the conditions typically present in practice for operating an IGBT inverter at rated power. Therefore, the dimensioning can be based on (28) and/or a timeconsuming calculation of I C;rms;1 by digital simulation can be omitted.
Experimental verification
A three-phase inverter, switching at 20 kHz, connected to a RL load and supplied by a 540 V DC power supply is used 
to verify experimentally the analytical expression given in (28). The inverter system is operated with two load power factors of cos f ¼ 1 and cos f ¼ 0. For cos f ¼ 1, the load resistance is adjusted for varying modulation values to maintain a current of approximately 3.5 A RMS through the load. For a modulation index of 2= 3 p , this corresponds to an output power of 2.4 kW. To generate results with two different levels of current ripple, the inverter output inductance is changed from 1 mH to 8 mH to produce k ¼ 0:1 and k ¼ 0:8, respectively. For cos f ¼ 0, a large inductance of 25 mH is used solely as the load and produces a low level of current ripple. In this case, the DC voltage is varied between 60 and 540 V to maintain approximately 3 A RMS of load current over the range of modulation indices.
The current flowing into the inverter and the inverter load current are measured using two Tektronix A6312 100 MHz current probes, and a LeCroy LT584L oscilloscope is used to calculate the respective RMS values. The ratio of the capacitor RMS current, due to the inverter, to the inverter-output RMS current is plotted in Fig. 8 together with (28) for both values of load power factor. From Fig. 8 , it can be seen that, for cos f ¼ 0 the average error between the measured result and that calculated from (28) is 3%. When cos f ¼ 1 and there is a small ripple (k ¼ 0.1), the average error between the calculated and measured values is 5%, rising to 8% for a high ripple (k ¼ 0.8). As is shown in Fig. 7 , the analytical expression under estimates the level of ripple current and this is also shown in the experimental results, where the measured RMS currents for cos f ¼ 1 are 5-10% higher than the calculated values. The greatest variation occurs for the mid-range modulation values, which is the range where the current ripple is the greatest. Overall, (28) is experimentally verified to be quite accurate in determining the capacitor RMS current due to the inverter.
Dimensioning of the DC-link capacitor
For the dimensioning of C for current stress, the data sheet specifies a maximum permissible current stress I C;rms;dim for a required working life of the aluminium electrolytic capacitor with dependency on the ambient temperature T a . I C;rms;dim represents a fictitious current RMS value (c.f. p. 9 in [25] ) which considers the decrease of R ESR of an aluminium electrolytic capacitor with increasing frequency. In most cases, the value of this resistance is given for a frequency of f ¼ 100 Hz ðR ESR;100 Hz Þ. Therefore, we have, for the losses occurring in the capacitor, 
There, I C;rms;1 denotes the capacitor-current RMS value resulting for the maximum amplitude of the inverter output current. For the low-frequency components of the capacitor current that are caused by the uncontrolled rectifier bridge at the system input, a different weighting of the harmonics has to be performed according to the capacitor data sheet (see, for example, Fig. 3 in [4] or p. 37 in [26] ) and/or calculated by a digital simulation.
By comparing the admissible current stress of a capacitor with the actually occurring total current stress the number of capacitors to be connected in parallel can be determined and/or a capacitor having a sufficiently high capacitance and, therefore, a relatively high maximum current rating can be chosen. Because of the larger surface of capacitors of higher capacitance (and/or higher volume), the heat-transmission resistance R th;cÀa shows a lower value. Therefore, for a given can temperature T c , a higher power loss I 2 C;rms;dim R ESR of the capacitor can be tolerated [see (1) ]. In connection with this, note that the capacitance in the DC-link capacitor of practical systems is usually determined by the effective capacitor current stress and not, for example, by a given maximum admissible value of the amplitude of the DC-link voltage ripple. This confirms the assumption of a constant DC-link voltage made in Section 2.1.
Conclusions
In this paper, a simple analytical expression for the current stress on the DC-link capacitor of a three-phase PWMconverter system, as caused by the inverter stage, is derived. The DC-link capacitor-current RMS value is determined from the modulation depth and from the amplitude and the phase angle of the inverter output current assuming a sinusoidal inverter output current and a constant value of the DC-link voltage. The validity of the analytical expression is verified by digital simulation and experimentally. Even with a large current ripple in the output current, the average error between the analytical result and the simulated and experimental results is less than 8% for the full range of modulation indices. Therefore the analytical expression meets the accuracy requirements for designing the DC-link capacitor for practical IGBT inverter systems.
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10 Appendix: Calculation of worst-case RMS current stress on DC-link capacitor Using Fig. 9a the capacitor current is defined as
The direction of the current is defined differently from that in Fig. 1 to simplify understanding, and it has no influence on the result. The RMS capacitor current is calculated as
